By Topic

Skew and delay minimization of high speed CMOS circuits using stochastic optimization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Mehrotra, S. ; Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA ; Franzon, P. ; Wentai Liu

For certain high speed CMOS circuits, e.g. clock drivers, wave-pipelined circuits, it is very important to limit the spread in circuit delay as well as the worst-case delay. The delay spread or skew, is caused by the data-dependency of the circuit delay. To reduce the effect of process and environmental variations on skew and circuit delay, the transistors in a CMOS circuit need to be carefully sized. In this paper, we present a stochastic optimization approach to transistor sizing. Each sizing scheme considered during optimization is evaluated through accurate circuit simulations to determine the delay and skew values. The power of the optimization technique enables us to generate very good siting schemes with few simulations, as demonstrated by the example given here

Published in:

Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994

Date of Conference:

1-4 May 1994