Cart (Loading....) | Create Account
Close category search window
 

Transistor size optimization in layout design rule migration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Kishida, S. ; Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan ; Shibayama, Y. ; Tanizaki, H. ; Hanami, A.
more authors

A new design rule migration system based on a compaction method has been developed. A transistor size optimization method has been employed in the system to achieve high performance of the circuit. The cost functions for the optimization are critical path delay time and power dissipation. The experimental work for a discrete cosign transform core processor (102 transistors) has shown the effectiveness of the migration system and the optimization method

Published in:

Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994

Date of Conference:

1-4 May 1994

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.