Referenced Items are not available for this document.
Lean integration aims at a fundamental change in top-down design by following the path from CISC to RISC. The central idea is a lean cell, which has a tree-shaped nMOS network with input ports placed at the end of an every branch of the tree. A lean cell has flexibility of transistor-level circuit design and full compatibility with conventional cell-based design. An extremely simple lean-cell library with only 7 cells and a synthesis tool called “Circuit Inventor”, which uses the lean cells, are developed and they are compared with the conventional “complex” CMOS library that has over 60 cells. The results show that the area, the delay, and the power dissipation are improved by lean integration and performance cost ratio is improved by a factor of three
Published in:
Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994
Date of Conference: 1-4 May 1994
- Page(s):
- 603 - 606
- Meeting Date :
- 01 May 1994-04 May 1994
- Print ISBN:
- 0-7803-1886-2
- INSPEC Accession Number:
- 4916245
- Conference Location :
- San Diego, CA
- Digital Object Identifier :
- 10.1109/CICC.1994.379650
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
