Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Performance of SPEC92 on prime-mapped vector cache

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tong Sun ; Dept. of Electr. and Comput. Eng., Rhode Island Univ., Kingston, RI, USA ; Qing Yang

In this paper, we use execution-driven simulation to study and compare vector processing performances, in terms of the total execution time of an application program, of cache-based vector computers with that of uncached vector computers having a large number of interleaved memory banks. The cache memory used here is a new cache organization called prime-mapped cache. Simulation results on SPEC92 benchmarks show that the cache-based vector computers perform significantly better than the vector computers with no cache. The performance improvement is getting larger as the speed gap between processors and memories grows. Meanwhile, the cache-based vector computers are also cost-effective because of the reduction of large number of interleaved memory banks otherwise needed by vector computers with no cache

Published in:

Parallel and Distributed Processing, 1994. Proceedings. Sixth IEEE Symposium on

Date of Conference:

26-29 Oct 1994