By Topic

Fast structured design of VLSI circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Smith, K.F. ; Dept. of Comput. Sci., Utah Univ., Salt Lake City, UT, USA ; Gu, J.

It is suggested that a structured, user-friendly, cost-effective tool for rapid implementation of VLSI circuits which encourages students to participate directly in research projects is the key component in digital integrated circuit (IC) education. The authors introduce their VLSI education activities, with emphasis on the presentation of path-programmable logic (PPL) design methodology as well as a short description of a representative student project. Students using PPL are able to implement MOS or GaAs VLSI circuits with several thousand to over 100000 transistors in a few weeks. They have designed and built numerous VLSI architectures and computer systems which play an influential role in various research areas

Published in:

Education, IEEE Transactions on  (Volume:32 ,  Issue: 3 )