Referenced Items are not available for this document.
Fiber optic communications offer a combination of high bandwidth, low error probability, and gigabit transmission capacity. To take advantage of the data transmission rates offered by a fiber optic transmission medium, it is essential to have network processing components that can cope with these rates. One approach to removing the protocol processing bottleneck present in network layers is the PSi architecture. PSi consists of header, connection, and output processors. In this paper, we design a RISC architecture for the PSi header processor. The architecture consists of a two stage pipeline microprogrammed processor with a clock frequency of 50 Megahertz and a throughput of one million packets per second. The specific protocol for which this processor was microprogrammed is the Logical Link Control IEEE 802.2 protocol for LANs
Published in:
High Performance Distributed Computing, 1994., Proceedings of the Third IEEE International Symposium on
Date of Conference: 2-5 Aug 1994
- Page(s):
- 270 - 277
- Meeting Date :
- 02 Aug 1994-05 Aug 1994
- Print ISBN:
- 0-8186-6395-2
- INSPEC Accession Number:
- 4778657
- Conference Location :
- San Francisco, CA
- Digital Object Identifier :
- 10.1109/HPDC.1994.340235
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
