By Topic

On a methodology for the design and evaluation of a class of application-oriented parallel computer architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yasrebi, M. ; IBM Canada Ltd., North York, Ont., Canada ; Browne, J.C.

A systematic methodology for design and evaluation of a class of application-oriented parallel computer architectures is defined, presented and investigated. The methodology is based on adding quantitative characterizations of communication and computation operators to a model of parallel computation. The general technique (based on an exhaustive enumeration) for implementing the methodology is intractable, and heuristics are defined to implement the methodology in polynomial time. Logical and arithmetic edge characterizations of a graphical representation of the target applications are used to derive guidelines for selective applications of the heuristics. The guidelines may be used to apply a subset of the heuristics when special case redundancies exist, or to apply alternate techniques when some of the heuristics can not be implemented effectively for the target application. A procedure for implementing the guidelines, properties of the heuristics, and related open problems are discussed

Published in:

Electrical and Computer Engineering, 1993. Canadian Conference on

Date of Conference:

14-17 Sep 1993