By Topic

Gate-delay fault test with conventional scan-design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kunzmann, A. ; Forschungszentrum Informatik, Karlsruhe, Germany ; Bohland, F.

In this paper a new algorithm for automatic test pattern generation for finding gate-delay faults will be presented. In contrast to the state-of-the-art approaches the necessary test pattern sequences are generated using the logic function of the circuit to be tested. This enables the usage of both conventional scan flipflops and boundary scan cells, instead of enlarged area-consuming scannable flipflops. Additionally, the test application time can be distinctly reduced since only one test pattern of each test pair has to be loaded into the scan register. Experimental results of the ISCAS-89 benchmark circuits illustrate the efficiency of this new approach

Published in:

European Design and Test Conference, 1994. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design, Proceedings.

Date of Conference:

28 Feb-3 Mar 1994