Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

An ECL implementation of the Motorola 88000

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Lewine, D.A. ; Data Gen. Corp., Westboro, MA, USA ; Guyer, J. ; Baxter, B. ; Moriondo, C.

The high performance of the Motorola 88000 architecture, which uses ECL (emitter-coupled logic) technology, is discussed. The ECL 88000 is implemented using Motorola's MCA4 technology. This provides about 50000 ECL gates in a macro cell array structure. The ECL 88000 uses both standard and custom macros within the array. The chip is packaged in a TAB (tape automated bonding) package and dissipates about 40 W. The ECL 88000 can be cooled with forced ambient room air. The cache and associated tag stores are implemented with discrete RAMs. The ECL 88000 is 100% object code-compatible with the original CMOS implementation. Software can be transported freely between the two machines. The basic Harvard architecture of the original implementation is maintained.<>

Published in:

COMPCON Spring '89. Thirty-Fourth IEEE Computer Society International Conference: Intellectual Leverage, Digest of Papers.

Date of Conference:

Feb. 27 1989-March 3 1989