Architecture and evaluation of a high-speed networking subsystem for distributed-memory systems | IEEE Conference Publication | IEEE Xplore