By Topic

Rapid prototyping on the Georgia Tech digital signal multiprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Curtis, B.A. ; Sch. of Electr. Eng., Georgia Inst. of Technol., Atlanta, GA, USA ; Madisetti, V.K.

Signal processing supercomputers consisting of multiple programmable digital signal processors offer impressive computational performance while retaining flexibility of programming. The single most important factor limiting their performance has been the lack of a sophisticated software compiling and scheduling environment. Three generations of digital signal multiprocessors (DSMPs) have been designed at the DSP Laboratory at Georgia Tech in the past decade. The authors develop and discuss the schedulers developed for the Georgia Tech DSMP (I-III), and present new techniques that combine a high level description of DSPs together with a theoretical analysis of the performance bounds on synchronous multiprocessors to deliver a significant improvement in the efficiency of prototyping. The DSMP-C1 prototyping environment is presented in some detail, and its superior performance on digital signal processing applications relative to conventional schedulers is demonstrated

Published in:

Signal Processing, IEEE Transactions on  (Volume:42 ,  Issue: 3 )