Referenced Items are not available for this document.
A technology-independent delay model is introduced. This model assumes that the technology mapper will attempt modest local restructuring of the network. It models the restructuring by producing a staggered network for each gate based on the arrival times of the fan-in signals. The delay of the network is calculated using the staggered network, and when compared to the delay reported by technology mapping, is found to be accurate and efficiently obtained
Published in:
Computer Design: VLSI in Computers and Processors, 1992. ICCD '92. Proceedings, IEEE 1992 International Conference on
Date of Conference: 11-14 Oct 1992
- Page(s):
- 468 - 471
- Meeting Date :
- 11 Oct 1992-14 Oct 1992
- Print ISBN:
- 0-8186-3110-4
- INSPEC Accession Number:
- 4488224
- Conference Location :
- Cambridge, MA
- Digital Object Identifier :
- 10.1109/ICCD.1992.276317
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
