Implementation of a parallel transport subsystem on a multiprocessor architecture | IEEE Conference Publication | IEEE Xplore