Cart (Loading....) | Create Account
Close category search window

High performance CMOS VLSI chip set for synchronous optical transmission systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Poon, T.C. ; AT&T Bell Labs., Allentown, PA, USA ; Lee, A.J.-H. ; Austin, S.S. ; Kunz, J.P.

The chip set consists of eight different devices with complexities ranging from 20 K gates to 40 K gates. Each of these devices is designed to operate at a maximum frequency of 156 MHz. They are designed by using both custom blocks and standard cells in a complementary design methodology. Advanced two level metal 0.9 μm CMOS technology is used to fabricate these devices. After being fabricated, they are tested, separated, and packaged in a multi-chip HIC (Hybrid Integrated Circuit) environment

Published in:

VLSI Technology, Systems, and Applications, 1991. Proceedings of Technical Papers, 1991 International Symposium on

Date of Conference:

22-24 May 1991

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.