By Topic

VHDL for high speed desktop video ICs-experience with replacement of other simulator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jacobsen, M. ; Philips Semicond., Hamburg, Germany ; Nebel, W.

A simulation methodology used for high-speed digital video processing IC development is described. The simulation environment is optimized to meet application-specific requirements for the efficient hierarchical mixed-level simulation of large stimuli sets. To increase design efficiency, the simulation flow has been adapted to VHSIC hardware description language (VHDL). Details of the implementation strategy and performance gains achieved are reported

Published in:

Design Automation Conference, 1992., EURO-VHDL '92, EURO-DAC '92. European

Date of Conference:

7-10 Sep 1992