By Topic

Design verification considering manufacturing tolerances by using worst-case distances

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Graeb, H.E. ; Inst. of Electron. Design Autom., Tech. Univ. of Munich, Germany ; Wieser, C.U. ; Antreich, K.J.

A new method for design verification on circuit level considering the inevitable manufacturing tolerances is presented. It is based on a specific backward evaluation of performance specifications, which can be done efficiently with a sequential quadratic programming method using standard simulation tools. The specific backward evaluation yields exact worst-case parameter sets and corresponding worst-case distances for all specifications separately. Automatic circuit quality analysis enables a detailed design verification and supports the circuit design process by planning aids for a design step. The various features of the method are illustrated using a small tutorial circuit example. A practical example of an integrated CMOS analog circuit proves the efficiency of the new approach

Published in:

Design Automation Conference, 1992., EURO-VHDL '92, EURO-DAC '92. European

Date of Conference:

7-10 Sep 1992