Challenges in the analysis of VHDL | IEEE Conference Publication | IEEE Xplore