By Topic

A performance optimization tool for performance-driven micro-cell generation in sea-of-gates arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Peset Llopis, R. ; MESA Res. Inst., Twente Univ., Enschede, Netherlands ; Kerkhoff, H.G.

A performance-driven microcell compiler for sea-of-gates arrays is proposed. This compiler is responsible for the generation of the layout of small logical cells in a semicustom environment. One part of this compiler, the topology generator, is described in more detail. The performance optimization methods in the literature have been analyzed, together with their application to the topology generator. This has resulted in a set of 12 performance optimization heuristics. The influence of each heuristic on the performance parameters has been studied by circuit simulations and by qualitatively considering capacitive and resistive effects. Several performance optimizations have been carried out, demonstrating that it is possible to optimize microcells for different performance parameters

Published in:

Circuits and Systems, 1992. ISCAS '92. Proceedings., 1992 IEEE International Symposium on  (Volume:6 )

Date of Conference:

10-13 May 1992