By Topic

High-speed low-power Darlington ECL circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Chuang, C.T. ; IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA ; Chin, K. ; Lu, P.F. ; Shin, H.J.

An emitter coupled logic (ECL) circuit with a Darlington configured dynamic current source and an active-pull-down emitter-follower stage for low-power high-speed gate array application is presented. The dynamic current source provides a large dynamic current during the switching transient to improve the power delay of the logic stage (current switch). A self-biasing scheme for the dynamic current source and the active-pull-down transistor, with no additional devices and power in the biasing circuit, is described. Based on a 0.8- mu m double-poly self-aligned bipolar technology at a power consumption of 1.0-mW/gate, the circuit offers 28% improvement in the loaded delay and 42% improvement in the load driving capability compared with the conventional ECL circuit. The design and scaling considerations of the circuit are discussed.<>

Published in:

VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on

Date of Conference:

4-6 June 1992