By Topic

80 MHz MCM microprocessor/cache subsystem based on i486 architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Sundahl, R.C. ; Intel Corp., Santa Clara, CA, USA ; Aghazadeh, M. ; Lieberman, B. ; Schreyer, T.
more authors

An experimental multichip module (MCM) implementation of a microprocessor/cache subsystem has been designed and demonstrated to operate at 80 MHz. The module consists of an 80486DX microprocessor with a cache controller and 256 kB of second-level cache (plus parity). Thus, the integration of 16 million transistors into a single 52-cm/sup 2/ package with single-chip performance has been achieved. The high performance of the module is dependent on the architecture, the MCM technology and the complex electrical, thermal, and mechanical simulation and routing tools developed for the task.<>

Published in:

VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on

Date of Conference:

4-6 June 1992