By Topic

Low voltage ULSI design: the lower, the better?

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Shimohigashi, K. ; Hitachi Ltd., Tokyo, Japan ; Seki, K.

An overview of low-voltage ULSI circuit design is presented, beginning with a discussion of the low voltage limit. Logic circuits employing CMOS technology and SRAM and DRAM memory circ.uits are described. Low-voltage analog circuit technology using smart power technology is presented. The switching energies of various electron devices are compared with that of the brain cell in order to gain insight on the minimum energy function.<>

Published in:

VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on

Date of Conference:

4-6 June 1992