By Topic

Jitter attenuation phase locked loop using switched capacitor controlled crystal oscillator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
C. -C. Shih ; Rockwell Int., Newport Beach, CA, USA ; S. Y. Sun

A jitter attenuation, narrow-bandwidth phase-locked loop (PLL) consisting of a switched-capacitor controlled crystal oscillator (SCCXO) and a countdown sequential-logic phase/frequency detector (PFD) is described. By varying the loading capacitance dynamically, the SCCXO frequency is adjusted according to the duty cycle of the control signal. The experiment results show that a PLL of less than 2-Hz loop bandwidth and input jitter rejection up to 30 unit intervals is achieved in 3000 square mils of silicon area using 3- μm CMOS technology. The intrinsic jitter output is 0.03 UI

Published in:

Custom Integrated Circuits Conference, 1988., Proceedings of the IEEE 1988

Date of Conference:

16-19 May 1988