By Topic

Controlled slew rate output buffer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
K. Leung ; Gould Inc., Santa Clara, CA, USA

A controlled-slew-rate output buffer has been designed that controls transition edges of an output signal. Thus, AC transients at switching times can be substantially reduced. This eventually reduces switching noise. The theoretical simulations and experimental verifications of this output buffer are presented. A comparison in terms of noise reduction and speed tradeoffs between a controlled and a conventional noncontrolled-slew-rate output buffer is outlined. A test circuit was developed in a 1.25-μm 10 K gate array double-metal CMOS process. The test chip evaluation shows that the magnitude of output ringing in both transition edges is reduced on the controlled slew rate output buffer. The cost of reducing switching noise is sacrificing some speed performance. A TTL input level test shows controlled slew rate output buffers coupled less switching noise to the power buses than the noncontrolled version

Published in:

Custom Integrated Circuits Conference, 1988., Proceedings of the IEEE 1988

Date of Conference:

16-19 May 1988