Cart (Loading....) | Create Account
Close category search window
 

Built-in test compiler in an ASIC environment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Archambeau, E. ; VLSI Technol. Inc., San Jose, CA, USA ; Van Egmond, K.

A built-in test (BIT) block compiler integrated into a set of design tools is described. One module of the BIT compiler generates both a structural description and a behavioral simulation model for pseudorandom pattern generators and signature analyzers, based on a linear feedback shift register technique. The details of this module and a technique for merging the built-in test into a complete ASIC test program are shown

Published in:

Test Conference, 1988. Proceedings. New Frontiers in Testing, International

Date of Conference:

12-14 Sep 1988

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.