By Topic

WTPGA: a novel weighted test-pattern generation approach for VLSI built-in self test

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Siavoshi, F. ; Jet Propulsion Lab., California Inst. of Technol., Pasadena, CA, USA

A weighted test-pattern generation approach (WTPGA) is reported and applied to two very well known circuits. WTPGA was applied specifically to a 4-bit ALU (arithmetic logic unit) and a minimal set of test patterns with very high fault coverage resulted. It has been observed that there exists a correlation between the rate of the circuit switching activity on application of the test-patterns and the increase in fault coverage. WTPGA also takes advantage of functional test patterns in computation of the signal probabilities and it is known that good functional test sets fully exercise the circuit. It is also implied that the technique described can be applied in developing a minimal set of pseudorandom patterns, generated internal to the device for built-in self-test

Published in:

Test Conference, 1988. Proceedings. New Frontiers in Testing, International

Date of Conference:

12-14 Sep 1988