By Topic

Implementation of an adaptive transform decoder for high-quality audio on a 16-bit DSP chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
A. Lovrich ; Texas Instrument Inc., Houston, TX, USA

A real-time stereo digital audio decoder based on one 16-b digital signal processor (DSP) chip, implementing the decoder portion of an audio compression system, is described. The roundoff-sensitive portions of the decoder include pre multiplier and conventional inverse FFT operations, which have been efficiently coded with mixed-precision 16-b by 32-b multiplies with 32-b accumulations. Compared with a 16-b single-precision implementation, a moderate increase in DSP CPU utilization is incurred. Results indicate that the dynamic range of the 16-b DSP decoder is currently within 1 to 3 dB of the limitations imposed by high-quality 16-b A/D and D/A converters

Published in:

IEEE Transactions on Consumer Electronics  (Volume:39 ,  Issue: 1 )