By Topic

A chip set for real-time 20-MHz DSP

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ruetz, P.A. ; LSI Logic Corp., Palo Alto, CA, USA ; Peng H.Ang

A set of 1.5-μm (0.9-μm effective channel length) CMOS integrated circuits has been designed, fabricated, and tested which perform real-time 20-MHz digital signal processing (DSP). The set includes an 8-bit, 64-tap transversal filter (MFIR); a 1-bit, 1024-tap transversal filter and template matcher (BFIR); a 12-bit, 64-tap rank-value filter (RVF); and an 8-line 512-pixel variable-length video shift register (VSR). The chip set is fully functional and operates at 20 MHz. All components in the family can be used together or in a stand-alone fashion. To enhance the flexibility of the processors, each has a reconfigurable window to allow both one-dimensional and two-dimensional processing. The window size and/or the data and coefficient precision of the two transversal filters can be increased by using multiple processors without the need for external components

Published in:

Acoustics, Speech, and Signal Processing, 1988. ICASSP-88., 1988 International Conference on

Date of Conference:

11-14 Apr 1988