By Topic

An expandable VLSI processor array approach to contour tracing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Agi, I. ; Dept. of Electr. Eng. & Comput. Sci., California Univ., Davis, CA, USA ; Hurst, P.J. ; Jain, A.K.

A new architecture for contour tracing of black-and-white images is described. This architecture uses parallelism and pipelining to achieve a significant increase in processing speed over previous tracers. An array of identical processors suitable for VLSI implementation is used. The array approach facilitates expansion to handle arbitrarily large images. The processors trace independently, thereby providing fully parallel, high-speed operation. A postprocessor links the partial contours created by the subdivision of the input image. Simulation results for compression ratio and number of operations are presented

Published in:

Acoustics, Speech, and Signal Processing, 1988. ICASSP-88., 1988 International Conference on

Date of Conference:

11-14 Apr 1988