By Topic

Dual processor VHSIC MIL-STD-1750 A computer module

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Coulon, K. ; Texas Instrum. Inc., Dallas, TX, USA

The design of a MIL-STD-1750 A computer implemented on a SEM-E size module is described. The module features a unique multi-processor architecture with two 1750 A-compatible processors and two intelligent PI-bus interface devices sharing a common on-board memory. The module implements the 1750 A memory mapping scheme, includes circuitry for processor control during software debug, and circuitry for built-in-test. The module has external interfaces for a dual PI-bus, a dual TM-bus, an IEEE-488 bus, discretes, and interrupts. Several novel technologies have come together in order to implement all of these features on single-width SEM-E size module. First, VHSIC-class technology was utilized to develop seven complex ICs in submicrometer CMOS to implement the primary functions. Next, fine-pitch leadless ceramic chip carrier packages were developed to reduce the size of the high pinout devices. Finally, advanced, high density, surface mount compatible, board technology was required for enhanced solder-joint reliability

Published in:

Aerospace and Electronics Conference, 1988. NAECON 1988., Proceedings of the IEEE 1988 National

Date of Conference:

23-27 May 1988