By Topic

Design of self-clocked sequential circuits using logic cell arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Aghdasi, F. ; Dept. of Electr. & Electron. Eng., Bristol Univ., UK

A systematic method of design for asynchronous sequential circuits using Logic Cell Arrays such as XILINX 2000 or 3000 series is presented. In this method each state is represented by a separate flip-flop whose clock signal is generated locally. State machines of considerable size can be accommodated on a single chip and in most applications the outputs are readily available on the chip without the need for external decoding of the states. Problems of races and hazards, commonly associated with asynchronous circuits, are eliminated. The method is applied to the design of a VME Bus Requester and the use of CAD packages to simulate such designs are discussed

Published in:

Programmable Logic Devices for Digital Systems Implementation, IEE Colloquium on

Date of Conference:

25 May 1990