By Topic

SPAID: an architectural synthesis tool for DSP custom applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
B. S. Haroun ; Dept. of Electr. Eng., Waterloo Univ., Ont., Canada ; M. I. Elmasry

SPAID, a design tool that maps digital signal processing (DSP) algorithms into a multibus VLSI architecture is discussed. Algorithm structure, design style of functional units (FU), and parallelism of the architecture are all explored in the design space. SPAID supports pipelined and multicycle functional units. The synthesized processor is a self-timed element externally, while it is internally synchronous. SPAID explores a wider space, and produces better solutions compared with existing synthesis systems on an elliptic filter benchmark design example. A multibus multifunctional unit processor matched to the implemented algorithm is synthesized using SPAID.<>

Published in:

IEEE Journal of Solid-State Circuits  (Volume:24 ,  Issue: 2 )