Substrate engineering for improved transient breakdown voltage in SOI lateral power MOS | IEEE Journals & Magazine | IEEE Xplore