By Topic

High speed data bus design validation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
R. Stevens ; Unisys Corp., St. Paul, MN, USA

The SAE Linear Implementation Task Group has developed the SAE Linear Token Passing Multiplex Data Bus Standard (AS4074.1). A validation plan which will define the test requirements for determining that an implementation of the standard meets the requirements of SAE AS4074.1 is discussed. Once completed, the test requirements contained in this plan will be executed on bus interface units (BIUs) for validation purposes. The author describes the use of a validation model that incorporates many of the capabilities of the validation test plan. This model can also be thought of as a VHDL (VHSIC Hardware Description Language) behavioral representation of the SAE Linear Token Passing Multiplex Data Bus Standard. It is tightly coupled to the standard and provides a model that can be used during the BIU development to validate the design

Published in:

Aerospace and Electronics Conference, 1991. NAECON 1991., Proceedings of the IEEE 1991 National

Date of Conference:

20-24 May 1991