By Topic

Fine pitch (150/spl mu/m) Pb-free flip chip bumping and packaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Nicholls, L. ; Amkor Technol. Inc., Chandler, AZ ; Darveaux, R. ; Hansen, B. ; Carey, C.
more authors

In the area of flip chip, even with high I/O ASICs, the die area has been large enough to support the I/O requirements using a 200-225 mum pitch. In this range of bump pitches, there is a considerable base of data and experience. As the industry approaches the 65nm technology node, the die size is now shrinking to the point where many industry leaders require a significant reduction in bump pitch to meet their I/O requirements. At the same time, the push for Pb-free assemblies is continuing. Even with the current exemptions for FC internal bump connections, the 65nm node is ramping into peak production as these exemptions near their expiration. This presents the current challenge for flip chip. In order to satisfy the needs of the 65nm devices, a flip chip packaging solution capable of supporting fine pitch, Pb-free bump metallurgy, 245-260degC reflow peaks, and long term reliability must be found. This paper explores some of the early evaluation work of this new system. The test vehicle used is a die of approximately 15mm fabricated using 65nm low-k technology incorporating a 150mum pitch bump array. The bump size is designed to accommodate one escape of routing between the bumps on the top metal layer of the laminate usually referred to as Layer 1. The laminate used is a 42.5mm square laminate with a 400mum thick core and a 4-2-4 (10 layer) build-up structure. The data presented here provides a baseline for current material set and process feasibilities to support these new geometries

Published in:

Electronic Components and Technology Conference, 2006. Proceedings. 56th

Date of Conference:

0-0 0