By Topic

1Gb/s Ethernet physical layer device package development

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Mathew, R. ; Assembly Technol. Dev., Intel Corp., Santa Clara, CA ; Wang, M. ; Jinsong Hu ; Qinghua Chen
more authors

The 82566 family of LAN products are Intel LAN Access Division's (LAD) generation 90nm silicon gigabit LAN connection devices with an integrated PHY, designed in a 2 layer flip chip molded matrix array package (FCMMAP). The use of 2 layer FCMMAP technologies leveraged a number of cost reduction, thermal performance and design improvements offered over an alternative 4 layer stacks up. This paper describes the various design and electrical performance optimizations that were implemented to achieve an improved package design to meet the requirements for the high speed proprietary SerDeS and gigabit PHY interfaces

Published in:

Electronic Components and Technology Conference, 2006. Proceedings. 56th

Date of Conference:

0-0 0