By Topic

Simulation and Design of an HDP-CVD Process for Planar Spacer Applications for Future DRAM Cell Concepts

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)

High density plasma chemical vapor deposition is a well known process for gap-fill applications. This paper describes the usage of high density plasma chemical vapor deposition to generate a buried isolation layer (planar spacer). A study to meet planar spacer requirements is presented based on simulations on reactor and feature scale. It explains variations from wafer center towards the edge in within-trench fill height uniformity, sidewall coverage and hat height. Plasma density variations across the wafer surface and subsequently deviations of incoming ions off the normal direction were found as the main contributor. Simulation results could be confirmed by several experiments. Based on these results a new type of high density plasma chemical vapor deposition process was designed to achieve homogenous within trench fill heights and pattern across the wafer and is therefore suitable for planar spacer applications

Published in:

The 17th Annual SEMI/IEEE ASMC 2006 Conference

Date of Conference:

22-24 May 2006