By Topic

A Background Mismatch Calibration For Capacitive Digitial-To-Analog Converters RTERS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
M. Keskin ; Qualcomm, Inc., USA

This paper presents a background mismatch-calibration method for a capacitive digital-to-analog-converter (CDAC). The linearity of a CDAC depends on the mismatch of the capacitors. In a CDAC, every bit activates the corresponding capacitor-bank (CB). Therefore, there are the same number of CBs as the number of bits. In reality, it is very important to match the current CB with the rest least-significant CBs. The mismatch values of individual capacitors in CBs from the unit sized-capacitor are not important since the voltage division is defined by capacitor banks as whole. If perfect matching among CBs are provided then the correct analog voltage output is defined by the ratio between the particular CB and total capacitance-value of CDAC considering the most-significant CBs tuned earlier. The method used in this paper is based on eliminating the mismatch between CBs rather than tuning each individual elements of CDAC. Adjusting each capacitor bank is much simpler and powerful technique to eliminate nonlinearities

Published in:

First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06)

Date of Conference:

15-18 June 2006