By Topic

Delay modeling using ramp and realistic signal waveforms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Gandhi, R. ; Dept. of Electr. & Comput. Eng., Illinois Inst. of Technol., Chicago, IL ; Shiffer, J. ; Gandhi, D. ; Velenis, D.

Accurate estimation of circuit delay has become a primary requirement to ensure the correct synchronization of high speed synchronous integrated circuits. In this paper, the difference in circuit delay simulated using ramp and realistic signal waveforms is investigated. It is shown that the realistic signal waveform produces larger delay estimates than the ramp waveform. Ramp and realistic waveforms are also used to characterize circuit cells and acquire close delay approximations using static timing analysis. Finally, noise effects that introduce variations in circuit delay are considered. Variations in delay due to these effects are calculated using ramp and realistic signal waveforms

Published in:

Electro Information Technology, 2005 IEEE International Conference on

Date of Conference:

22-25 May 2005