Cart (Loading....) | Create Account
Close category search window
 

Hierarchical management of VLSI cells at different description levels

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

The implementation of a data structure that permits a VLSI designer to operate at different description levels during the design of a chip is addressed. This data structure has been realized using software tools like object-oriented programming, which allow the creation of very modular programs. For the input/output program operations, the EDIF format has been used. To manage the data structure, suitable graphics, which permit the user to access data structure through the use of windows and menus, have been developed

Published in:

Electrotechnical Conference, 1991. Proceedings., 6th Mediterranean

Date of Conference:

22-24 May 1991

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.