By Topic

Custom versus standard architectures for implementing speech coding algorithms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
P. D. Schuler ; Sch. of Eng. Sci., Simon Fraser Univ., Burnaby, BC, Canada ; R. H. S. Hardy ; V. Cuperman

An application-specific integrated circuit (ASIC) for implementing low-delay speech coding algorithms is presented. The architecture consists of two types of arithmetic units: a variable number of adaptive arithmetic units (AAUs) connected in parallel and one distortion arithmetic unit (DAU). Each AAU contains an adaptive datapath which allows the units to perform various operations, such as filtering and inter product calculations, with a minimum of hardware. The DAU simplifies the codebook search for vector quantization by computing and comparing distortion measurements. The number of AAUs is optimized for power consumption and chip area. One efficient configuration consists of four AAUs. This configuration implements the lattice low-delay vector excitation coding algorithm with an estimated power consumption of less than 300 mW and area of 90 mm2, which compares favorably with implementations on general-purpose digital signal processing (DSP) chips

Published in:

Communications, Computers and Signal Processing, 1991., IEEE Pacific Rim Conference on

Date of Conference:

9-10 May 1991