By Topic

A new BIST solution for system-on-chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Zhang Ling ; Coll. of Comput. & Commun., Hunan Univ., China ; Kuang Jishun

The paper presents a new solution to the test of core-based systems based on the low-power BIST scheme. Cores in the system are divided into several groups. Each group has a BIST scheme. The cores in the same group share the low-power BIST that consists of a LFSR and a mapping logic, and the cores are tested in sequence. The cores not in the same group are tested concurrently. The target of the solution is to minimize the test time under the power constraint. Simulative experimental results show that our solution saves a significant amount of test time under the power constraint, and the hardware overhead is not high.

Published in:

Dependable Computing, 2005. Proceedings. 11th Pacific Rim International Symposium on

Date of Conference:

12-14 Dec. 2005