By Topic

Self-aligned amorphous-silicon TFTs on clear plastic substrates

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
I-Chun Cheng ; Dept. of Electr. Eng., Princeton Univ., NJ, USA ; Kattamis, A.Z. ; Ke Long ; Sturm, J.C.
more authors

We fabricated the first bottom-gate amorphous silicon (a-Si:H) thin-film transistors (TFTs) on a clear plastic substrate with source and drain self-aligned to the gate. The top source and drain are self-aligned to the bottom gate by backside exposure photolithography through the plastic substrate and the TFT tri-layer. The a-Si:H channel in the tri-layer is made only 30 nm thick to ensure high optical transparency at the exposure wavelength of 405 nm. The TFTs have a threshold voltage of ∼3 V, subthreshold slope of ∼0.5 V/dec, linear mobility of ∼1 cm2V-1 s-1, saturation mobility of ∼0.8 cm2V-1s-1, and on/off current ratio of >106. These results show that self-alignment by backside exposure provides a solution to the fundamental challenge of making electronics on plastics: overlay misalignment.

Published in:

Electron Device Letters, IEEE  (Volume:27 ,  Issue: 3 )