By Topic

Packaging technology for the NEC SX-3 supercomputers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Murano, H. ; NEC Corp., Tokyo, Japan ; Watari, T.

Since the performance of a computer system is mainly related to the machine cycle time, improvement of the logic circuit delay is the key for high-speed operations. In order to show how to reduce the logic circuit delay, the characteristics required for LSI chips and packaging technologies are discussed and the technological trends in packaging and their limitations are considered. As a typical application of high-performance packaging technology, the NEC SX-3 Supercomputer packaging is introduced, featuring 9 in2 polyimide-ceramic substrates, a microchip carrier, flipped TAB carrier (FTC), high-density multichip packaging, high-speed coaxial cable interconnections, and a water cooling system

Published in:

Components, Hybrids, and Manufacturing Technology, IEEE Transactions on  (Volume:15 ,  Issue: 4 )