Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Practical Assertion-based Formal Verification for SoC Designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Ping Yeung ; Mentor Graphics Corp., Wilsonville ; Larsen, K.

Functional verification is a critical and time-consuming task in every ASIC design schedule. To make functional verification more efficient, many design teams have adopted assertion-based verification (ABV) with formal verification technologies. We have educated and helped many design teams to deploy ABV. In the process, we have uncovered hard-to-verify structures for which traditional simulation- based verification is inefficient - and for which formal verification is a better approach. We recommend design teams to address such verification hot spots with formal verification. In this paper, we describe several of them, the properties involved, and the methodologies we deployed.

Published in:

System-on-Chip, 2005. Proceedings. 2005 International Symposium on

Date of Conference:

17-17 Nov. 2005