By Topic

Application Specific Instruction Set Processor Microarchitecture for UTMS-FDD Cell Search

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Puusaari, K. ; Nokia Technol. Platforms, Oulu

This paper introduces the microarchitecture of an application specific instruction set processor (ASIP) targeted for cell search functions in an UMTS-FDD mobile terminal. The suggested architecture is used for synchronization of the mobile terminal to the base transceiver stations and for calculating impulse response measurements to form channel estimates. The ASIP was modeled using LISA 2.0 architecture description language. The critical parts of the cell search functions were identified and the processor hardware and instruction set optimized accordingly. The ASIP is programmable in C. The functionality of the architecture was verified using a cycle-accurate instruction set simulator and VHDL simulator. Synthesizable VHDL code was automatically generated from the LISA description. The ASIP was evaluated based on the cycle count, operating frequency, area and power consumption. The performance was compared to real-time requirements. It is shown that the proposed architecture poses a programmable solution for implementing the computationally demanding algorithm.

Published in:

System-on-Chip, 2005. Proceedings. 2005 International Symposium on

Date of Conference:

17-17 Nov. 2005