By Topic

Design Verification System for Large-Scale LSI Designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
M. Monachino ; International Business Machines Corporation, Poughkeepsie, NY

This paper describes the changing environment of large-scale computer designs as they are influenced by the advance of technology. This changing environment makes it necessary for design verification to be part of the basic design cycle. The design verification methodology presented in this paper represents a minimum scheduled savings of 75% for an LSI machine as compared to any conventional type of design system. It allows the computer industry to design timely systems in the range of one-million circuits and to design them with a cost-effective design system. In addition to savings in schedule, the system described guarantees a high quality design with minimum impact on customer satisfaction because of design errors. The range of effectiveness that can be obtained on a product using this methodology is from 85-95% effective.

Published in:

Design Automation, 1982. 19th Conference on

Date of Conference:

14-16 June 1982