By Topic

Optimally-placed twists in global on-chip differential interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Mensink, E. ; IC-Design Group, Twente Univ., Enschede, Netherlands ; Schinkel, D. ; Klumperink, E. ; van Tuijl, E.
more authors

A bus-transceiver test chip in 0.13 μm CMOS achieves 3 Gb/s/ch over 10 mm long uninterrupted differential interconnect of only 0.8 μm pitch. As crosstalk would impede this high data rate, twists are used. Analysis shows that the optimal positions of the twists depend on the termination of the interconnect. Theory and measurements show that only one twist at 50% of the even interconnects, two twists at 30% and 70% of the odd interconnects and equal source and load impedances are very effective in mitigating the crosstalk.

Published in:

Solid-State Circuits Conference, 2005. ESSCIRC 2005. Proceedings of the 31st European

Date of Conference:

12-16 Sept. 2005