By Topic

Modeling the closed-current loop of PWM boost DC-DC converters operating in CCM with peak current-mode control

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bryant, B. ; Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA ; Kazimierczuk, M.K.

This paper derives the transfer function from error voltage to duty cycle, which captures the quasi-digital behavior of the closed-current loop for pulsewidth modulated (PWM) dc-dc converters operating in continuous-conduction mode (CCM) using peak current-mode (PCM) control, the current-loop gain, the transfer function from control voltage to duty cycle (closed-current loop transfer function), and presents experimental verification. The sample-and-hold effect, or quasi-digital (discrete) behavior in the current loop with constant-frequency PCM in PWM dc-dc converters is described in a manner consistent with the physical behavior of the circuit. Using control theory, a transfer function from the error voltage to the duty cycle that captures the quasi-digital behavior is derived. This transfer function has a pole that can be in either the left-half plane or right-half plane, and captures the sample-and-hold effect accurately, enabling the characterization of the current-loop gain and closed-current loop for PWM dc-dc converters with PCM. The theoretical and experimental response results were in excellent agreement, confirming the validity of the transfer functions derived. The closed-current loop characterization can be used for the design of a controller for the outer voltage loop.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:52 ,  Issue: 11 )