By Topic

Embedded system design with FPGA using HDL (lessons learned and pitfalls to be avoided)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
R. J. Duckworth ; Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., MA, USA

This paper describes the authors experience with teaching VHDL (and more recently, Verilog) to undergraduate and graduate students at WPI and to engineers through various short courses in industry. The courses have concentrated on logic synthesis targeting CPLD and FPGA. All the courses had a major laboratory component where students could use simulation tools to test their design using test benches and also synthesis tools to synthesize, implement, and download the configuration bit-stream to evaluation boards. The paper concentrates on some of the problems that students encounter when they are trying to design their digital systems using HDL. In addition to the conceptual issues with using a language to describe hardware behavior, the newer higher capacity devices provide additional challenges as more functions, including embedded processors, are added to the device.

Published in:

2005 IEEE International Conference on Microelectronic Systems Education (MSE'05)

Date of Conference:

12-14 June 2005