Referenced Items are not available for this document.
A silicon compiler for generating IIR filter integrated circuits based on the lattice wave digital filter structure is presented. A novel architecture has been developed to minimize the chip area while achieving a high throughput. A fifth-order filter synthesized with the compiler measures 4.17 mm/sup 2/ and has an estimated sample rate of at least 60 MHz in 0.8 mu m BiCMOS gate-array technology. This represents an order of magnitude improvement over the lattice wave digital filter compiler.<
Published in:
Acoustics, Speech, and Signal Processing, 1991. ICASSP-91., 1991 International Conference on
Date of Conference: 14-17 April 1991
- Page(s):
- 1229 - 1232 vol.2
- Meeting Date :
- 14 May 1991-17 May 1991
- ISSN :
- 1520-6149
- Print ISBN:
- 0-7803-0003-3
- INSPEC Accession Number:
- 4164660
- Conference Location :
- Toronto, Ont., Canada
- Digital Object Identifier :
- 10.1109/ICASSP.1991.150615
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
